9.59 It is required to design a MOS differential amplifier to have a CMRR of 80 dB. The only source of mismatch in the circuit is a 2% difference between the W/L ratios of the two transistors. Let I = 100 μA and assume that all transistors are operated at VOV = 0.2 V. For the 0.18-μm CMOS fabrication process available, VA = 5 V/μm. What is the value of L required for the current-source transistor?

9.59 - 9.59 It is required to design a MOS differential amplifier to have a CMRR of 80 dB. The only source of mismatch in the circuit is a 2% difference between the W/L ratios of the two transistors. Let I = 100 μA and assume that all transistors are operated at VOV = 0.2 V. For the 0.18-μm CMOS fabrication process available, VA = 5 V/μm. What is the value of L required for the current-source transistor?

This content is for Premium members only.
sign up for premium and access unlimited solutions for a month at just 5$(not renewed automatically)


images - 9.59 It is required to design a MOS differential amplifier to have a CMRR of 80 dB. The only source of mismatch in the circuit is a 2% difference between the W/L ratios of the two transistors. Let I = 100 μA and assume that all transistors are operated at VOV = 0.2 V. For the 0.18-μm CMOS fabrication process available, VA = 5 V/μm. What is the value of L required for the current-source transistor?

already a member please login