D 8.12 The current-source circuit of Fig. P8.12 utilizes a pair of matched pnp transistors having IS = 10−15A, β = 50, and  VA  = 50 V. It is required to design the circuit to provide an output current IO = 1 mA at VO = 1 V. What values of IREF and R are needed? What is the maximum allowed value of V O while the current source continues to operate properly? What change occurs in IO corresponding to VO changing from the

8.12 - D 8.12 The current-source circuit of Fig. P8.12 utilizes a pair of matched pnp transistors having IS = 10−15A, β = 50, and  VA  = 50 V. It is required to design the circuit to provide an output current IO = 1 mA at VO = 1 V. What values of IREF and R are needed? What is the maximum allowed value of V O while the current source continues to operate properly? What change occurs in IO corresponding to VO changing from the

This content is for Premium members only.
sign up for premium and access unlimited solutions for a month at just 5$(not renewed automatically)


images - D 8.12 The current-source circuit of Fig. P8.12 utilizes a pair of matched pnp transistors having IS = 10−15A, β = 50, and  VA  = 50 V. It is required to design the circuit to provide an output current IO = 1 mA at VO = 1 V. What values of IREF and R are needed? What is the maximum allowed value of V O while the current source continues to operate properly? What change occurs in IO corresponding to VO changing from the

already a member please login