D 9.103 It is required to design the current-mirrorloaded differential MOS amplifier of Fig. 9.32 to obtain a differential gain of 50 V/V. The technology available provides μnCox = 4μpCox = 400 μA/V2,  Vt  = 0.5 V, and  VA  = 20 V/μm and operates from ±1 V supplies. Use a bias current I = 200 μA and operate all devices at  VOV  = 0.2 V. (a) Find the W/L ratios of the four transistors. (b) Specify the channel length required of all transistors. (c) If VICM = 0, what is the allowable range of vO?(d) If I is delivered by a simple NMOS current source operated at the same VOV and having the same channel length as the other four transistors, determine the CMRR obtained.

This slideshow requires JavaScript.

This content is for Premium members only.
sign up for premium and access unlimited solutions for a month at just 5$(not renewed automatically)


images - D 9.103 It is required to design the current-mirrorloaded differential MOS amplifier of Fig. 9.32 to obtain a differential gain of 50 V/V. The technology available provides μnCox = 4μpCox = 400 μA/V2,  Vt  = 0.5 V, and  VA  = 20 V/μm and operates from ±1 V supplies. Use a bias current I = 200 μA and operate all devices at  VOV  = 0.2 V. (a) Find the W/L ratios of the four transistors. (b) Specify the channel length required of all transistors. (c) If VICM = 0, what is the allowable range of vO?(d) If I is delivered by a simple NMOS current source operated at the same VOV and having the same channel length as the other four transistors, determine the CMRR obtained.

already a member please login